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Abstract. This paper reports a voltage reference circuit in standard CMOS process. It exhibits excellent supply
independencyforawideinputvoltagerange,whichisofgreatimportanceintelemetry-poweredsystems.Thiscircuit
is based on the well-known VGS-reference supply-independent current reference circuit, but it is designed to serve
as a voltage reference. While the reference current generated by this circuit varies with the supply voltage, a self-
compensating mechanism can be found in voltage-mode operation of the circuit that results in a supply-independent
reference voltage. This supply independency is well observed in the static operation of the circuit over an extremely
wide input range, as well as in its dynamic behavior for high frequency ripples on the input voltage. Based on the
proposedidea,amulti-outputvoltagereferenceandaCMOSDClevelshifterarealsodesigned.Theproposedvoltage
reference circuits have been fabricated using MOSIS 1.6 μm standard CMOS process. The basic voltage reference
provides 957 μV/V static supply dependency, rejects input ripples of up to 8 MHz by 60±3 dB, and consumes only
15.8–36.9 μA when the input voltage varies in the range 2.6–12 V.
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1. Introduction
Telemetry powering is of interest in some advanced
branches of technology like biomedical implantable
micro-systems used for nerve stimulation, neuromus-
cular stimulation, and neural recording. Long-term and
even lifelong operation without any replaceable energy
source (e.g. batteries), ease of movement without being
restricted by power wires, and avoiding the risk of in-
fection and patient discomfort caused by percutaneous
wires, necessitate the biomedical implantable micro-
systems to wirelessly communicate and be energized
[1–5]. To realize this idea, the energy required for the
operation of such systems is transferred from an exter-
nal source to the implanted system by using an external
transmitterandaninternalreceiver.Thereceivedwaves
are rectiﬁed and then regulated in order to provide the
supply voltage for the implanted system. In such sys-
tems,becauseoftransmitterorreceivermovements,the
distance or alignment between the transmitter and the
receiver antennas varies, thus resulting in disturbances
orvariationsintheinducedvoltageonthereceivingan-
tenna. To have a stable supply voltage in the presence
ofsuchinputvariations,thevoltageregulatorshouldbe
able to operate over a wide range of input voltages, and
at the same time the output voltage should be highly
input independent.
To serve as the voltage reference in the required volt-
age regulator, regular and Zener diodes have been em-
ployed in [2] and [3–5], respectively. But because of
thenon-negligiblediodeseriesresistance,thereference
voltage would not be satisfactorily constant when the
input voltage drastically changes.
Disregarding its temperature dependence, the VGS-
referencedsupply-independentcurrentreferencecircuit
shown in Fig. 1 is a good reference circuit, although it
shows much more supply dependency than its bipo-
lar counterpart [6]. It is shown in the next section that
there can be found a self-compensating mechanism in
voltage-mode operation of the same circuit that can re-
sultinastablereferencevoltageoveranextremelywide
range of input changes, provided that it is properly de-
signed [7]. Based on this mechanism, a multi-output
voltage reference [8] and also a DC level shifter will be
proposed in the next sections.
2. Circuit Concept and Design
Assuming that IR is constant in the VGS-referenced cir-
cuit of Fig. 1, then VGS1 and VGS2 are also constant. So,
VGS1 + VGS2 that appears at node A can be considered
as a constant reference voltage:
VREF = VGS1 + VGS2 (1)254 Sodagar and Najaﬁ
Fig. 1. VGS-referenced supply-independent reference circuit.
But it is known that I1, and to some extent IR, vary
withsupplyvoltageandhencetheabovereferencevolt-
age tends to follow supply changes. When the supply
voltage (VDD) is increased, VSD3 and consequently I1
will increase. This causes VGS1 to increase with V
1/2
DD,
whichsetsthecurrentthrough R (IR).Howeveritseems
thatthiswillcause VGS2 toincreasewith V
1/4
DD,butthere
is another factor that contributes to determining VGS2.
Remembering that:
VGS = VT +{ 2ID/β(1 + λVDS)}1/2 (2)
VDS2 can play a second-order role. It can be seen in the
circuit that VDS2 increases with VDD. So, by properly
setting the design parameters, it is shown that there can
befoundasituationthat VGS2 issodecreasingthatcom-
pensates the increase of VGS1, when VDD is increased,
resulting in a supply-independent reference voltage.
Mathematically speaking, in order to achieve a
supply-independentreferencevoltage,oneshouldhave:
δVREF/δVDD = 0 (3)
or:
δVGS2/δVDD =− δVGS1/δVDD (4)
As is derived in the Appendix, solving device and
circuit equations for the above relationship leads to the
following optimization equation:
(R
 
2IR)·(λN ·
 
b·β1 − λP ·
 
a3β2)=bλN +aλP
(5)
which relates the proper W/L ratios for M1 and M2
and resistance R, where a = 1+λN(VDD− VREF) and
b = 1 + λP(VDD − VREF).
Itisobviousthatthebasicdesignisdoneforobtaining
the reference voltage, by:
VREF = 2VTN +
√
2I R.(
 
b/β1 + 1/
√
β2) (6)
Note that Eq. (6) is written neglecting body effect for
M2.Theonlyimpactofthebodyeffectwouldbeonthe
value of the reference voltage, not its supply indepen-
dency. In order to keep the simplicity of design Eqs. (5)
and (6), the designer can solve them in order to have a
rough estimate for channel sizes of M1 and M2, which
play the most important role in optimizing the circuit.
Then,thechannelsizescanbetrimmedbysimulationin
ordertooptimizethecircuitconsideringthebodyeffect
and other second-order factors.
As a case study, the circuit of Fig. 1 is optimized for
a 1.6 V reference voltage using MOSIS 1.6 μm stan-
dard CMOS process. However there are processes with
smaller feature sizes available, the reason for choosing
such a large feature size (the largest available through
MOSIS) is as follows: In telemetry powering applica-
tionsthereceivedvoltageattheinputofthefront-endis
supposed to be high enough to result in a stable supply
voltage, after considering all the voltage overheads for
the rectiﬁer, the voltage reference, and also the other
blocks in the voltage regulator. So, the process with the
largest possible feature size has been chosen in order to
achievethehighesttolerablevoltagesforthetransistors.
In this case, design parameters are determined to be
as follow:
(W/L)1 = 80 μ/1.6 μ (W/L)2 = 4 μ/1.6 μ
(W/L)3,4 = 4 μ/1.6 μ R = 70 k 
Figure 2 illustrates the more important waveforms
for the optimized case. As is expected, VGS2 decreases
with increasing VDD, exactly with the same rate that
VGS1 increases, and the result is a ﬂat VREF over a wide
supply voltage range.
Increasing VDD from its minimum acceptable value
ofabout2.4upto20Vleadstoamaximumdeviationof
9 mV (511 μV/V) from the 1.625-V reference voltage.
Over this wide supply voltage range, the current con-
sumption of the circuit varies between 15 and 43 μA.
2.1. Dynamic Behavior
AlthoughtheDCtransfercurveforthevoltagereference
circuit is quite ﬂat for VDD greater than VDD(min), it
should be noted that it only shows static dependency
of the reference voltage on VDD variations. However,
ripplesontheunregulatedsupplyrail(VDD)appearinan
ACordynamicnature.SimulationsshowthatthecircuitExtremely-Wide-Range Supply-Independent CMOS Voltage References 255
Fig. 2. Important currents and voltages in the optimized voltage-
reference circuit.
rejects ripples by about −59 dB with 3 dB frequency of
1.5 MHz.
It is obvious that like many other supply dependent
reference circuits, the circuit of Fig. 1 has two stable
states and requires a startup circuit to guarantee its op-
eration in the desired operating point.
3. DC Level Shifter
Theoretically, a voltage reference circuit generates a
constantvoltagedifferencebetweentheoutputnodeand
the ground. In another area of analog circuits there are
DC level shifters whose functional behavior can be de-
ﬁnedasprovidingaconstantvoltagedifferencebetween
the output and the input nodes. Designing the comple-
mentary version of the circuit of Fig. 1 would result
in an excellent CMOS DC level shifter, as is shown in
Fig. 3.
Shown in Fig. 4 is the DC level shift as a function of
the input voltage, which demonstrates excellent input
independency over a very wide range of the input. The
optimized behavior of the circuit in MOSIS 1.6 μm
standard CMOS process is achieved by the following
Fig. 3. Schematic of the proposed CMOS DC level shifter.
design parameters:
(W/L)1 = 80μ/1.6 μ (W/L)2 = 4 μ/4 μ
(W/L)3,4 = 4μ/1.6 μ R = 70k 
In this case, the DC level shift is 3.081 V ± 8m V
when the input voltage varies from about 3.5 to 20 V.
This means that the DC level shift depends on the input
voltagejustbylessthan0.5mV/V,andthecircuitiswell
operating by an overhead voltage of as low as 0.42 V
(in this case).
Fig. 4. DC level shift as a function of the input voltage (a) broad
view and (b) close view.256 Sodagar and Najaﬁ
Fig. 5. Proposed multi-output voltage reference circuit.
4. Multi-Output Voltage Reference Circuit
As was described in Section 2, assuming that IR is con-
stant in the VGS-referenced circuit of Fig. 1, as VDD
increases, ID1 and VGS1 increase with VDD and V
1/2
DD,
respectively. The key point for optimizing the circuit is
that transistor M2 should be so designed that its VGS
should decrease with V
1/2
DD with such a rate that com-
pensates the increase of VGS1. So, the reference voltage
VREF = VGS1 + VGS2 would be a VDD-independent
voltage.
Now, if we stack more transistors, the reference volt-
age will be the summation of more VGS terms, and ob-
viously at a higher voltage level. Another beneﬁt is to
achieve more reference voltages with lower values at
the lower nodes. Figure 5 shows the proposed voltage
reference circuit that realizes this idea. Like in the cir-
cuit of Fig. 1, the current in the right hand side of the
proposed circuit increases with VDD, and hence VGS1
and VGS3 increase with V
1/2
DD. Again, transistor M4 can
be so sized that compensate the accumulated increase
with V
1/2
DD causedby M1and M3.Thereasonforsucha
behavioristhatsincethedraincurrentanddrain-source
voltage of transistor M4 are being increased, satisfying
the characteristic equation:
VGS = VT +{ 2ID/β(1 + λVDS)}1/2 (7)
implies that there is no way for its VGS but decreasing.
As a case study, optimizing the circuit of Fig. 5 for
a 4 V main reference voltage in MOSIS 1.6 μm stan-
dard CMOS process will result in the following design
parameters:
(W/L)1,3 = 80 μ/1.6 μ (W/L)2,4 = 11.2 μ/10 μ
(W/L)5,6 = 4 μ/4 μ R = 70 k 
Fig. 6. ID, VDS, and VGS for M4, as VDD increases.
In this case as VDD increases, ID, VDS, and VGS for M4
will be as shown in Fig. 6.
As the result, Fig. 7(a) demonstrates how VGS4 has
been capable of overcoming the accumulated increas-
ingbehaviorofthethreeothergate-sourcevoltages(i.e.
VGS1+VGS2+VGS3).Asthelegendsstate,thetracesare
for VREF C, VREF B, VREF A, and VREF, from bottom to
up.Itisagreatachievementthatovera15-Vinputrange,
from 5 to 20 V, the increase in the reference voltages
VREF C, VREF B, and VREF A is only 15, 25, and 40 mV,
respectively, and the above-pointed self-compensating
behavior limits the deviation in VREF to less than
25 mV.
DC transfer curves for the four reference voltages,
generatedbytheproposedcircuit,aregiveninFig.7(b).
Simulations show that over the 15-V input range,
current consumption of the circuit varies between 15
and 17 uA.
4.1. Dynamic Behavior
AlthoughtheDCtransfercurveforthevoltagereference
circuit is quite ﬂat for VDD greater than VDD(min), it
should be noted that it only shows static dependency
of the reference voltage on VDD variations. However,
ripplesontheunregulatedsupplyrail(VDD)appearinan
ACordynamicnature.Simulationsshowthatthecircuit
rejects ripples by about −52.8 with 3 dB frequency of
10 MHz.Extremely-Wide-Range Supply-Independent CMOS Voltage References 257
Fig. 7. (a) Close view, (b) broad view for the four generated refer-
ence voltages versus VDD.
It is obvious that like many other supply dependent
reference circuits, the proposed circuits have two sta-
ble states and require startup circuits to guarantee their
operation in the desired operating point.
5. Experimental Results
5.1. Simple Voltage Reference
ShowninFig.8isthephotographoftheproposedcircuit
along with its startup circuit fabricated using MOSIS
1.6 um standard CMOS process.
Figure 9 shows the simulated and measured DC
transfer curves of the optimized voltage reference
circuit. As can be seen, because of a slight differ-
ence between transistor threshold voltages in simu-
lation and in practice the output voltage level has
been shifted up, but it is still extremely ﬂat over a
wide range of input from 2.6 V up to as high as
12 V. This robustness (in the ﬂatness of the input-
output characteristic) against threshold voltage varia-
Fig. 8. Photo of the fabricated circuit along with its startup circuit.
Fig. 9. Simulated and measured DC transfer curves for the circuit.
tionswaspredictablesincetransistorthresholdvoltages
do not directly appear in the output ﬂatness condition
(Eq. (5)).
AlthoughsimulationsshowthattheﬂatnessoftheDC
transfer curve continues up to input voltages as high as
20 V (Fig. 2), but in practice the measurements were
stopped by breakdown damages at about 10–12 V and
the circuit couldn’t be tested for higher voltages. How-
ever the transistors are not strong enough to tolerate
very large voltages, but it should be emphasized that
the optimization approach, which can be considered as
the spirit of this paper, is strong enough to provide ex-
tremelyrobustreferencevoltagesagainstverylargeline
variations.
Figure 10 illustrates both simulated and measured
Bodemagnitudeplotsforripplerejectionratio,whichis
the transfer gain from the input voltage to the generated
reference voltage. The capacitance of the measuring
Fig. 10. Simulated and measured ripple rejection characteristic
curves.258 Sodagar and Najaﬁ
Fig. 11. Current consumed by the voltage reference and the startup
circuits.
probe, when connected to the high-resistance output
node,isthereasonforachievingthemeasuredripplere-
jectioncurvebetterthanthesimulatedone.Ripplerejec-
tion ratio for the fabricated circuit, which is a measure
ofitsdynamicsupplydependency,iswithin−60±3dB
for frequencies up to 8 MHz. This is far larger and also
is valid for much wider frequency range than that of
the commonly reported CMOS voltage references.
ShowninFig.11arethesimulatedandmeasuredcur-
rent consumptions for the optimized voltage reference
circuit and its startup circuit, as a function of the input
supply voltage.
Table 1 summarizes the simulated and measured
speciﬁcations of the voltage reference circuit, which
Table 1. Simulated and measured speciﬁcations of the simple volt-
age reference circuit.
Speciﬁcation Simulated Measured
Input voltage range 2.4–20 V 2.6–12 V∗
Static supply 511 μV/V 957 uV/V
dependency (DC)
Dynamic supply −59.2d B −60 dB
dependency(Ripple reject.)
Current consumption 15 μA 15.8 μA
@VDD = 3V
∗Limited by breakdown.
Table 2. Performance comparison of this optimized simple voltage
reference circuit with three other precise voltage reference circuits
reported in the literature.
Line regulation
IDiss Input
Case (μA) range Static Dynamic
[9] 8.6 1.3–3 V 53 m V/V –
[10] 7@3.5V 1.3–3.5 V 45 mV/V 34 dB
[11] 89@5V 3.3–7 V 6.2 mV/V 43.2 dB
@1 kHz
This 18.4@5V 2.6–12 V∗ 957 μV/V 60 ± 3d B
work @ f ≤ 8 MHz
∗Limited by breakdown.
demonstrate great performance for a wide-range
supply-independent voltage reference both in simula-
tionsandexperiments.Table2comparesthisoptimized
voltagereferencecircuitwiththreeotherprecisevoltage
reference circuits reported in the literature. It is noted
that the circuit reported here provides the best perfor-
mance in terms of voltage stability (regulation), power
consumption, and ripple rejection of all the circuits so
far reported.
5.2. Multi-Output Voltage Reference
Shown in Fig. 12 is the photo of the proposed voltage
reference circuit along with its startup circuit that has
been fabricated using MOSIS 1.6 um standard CMOS
process.
Figure 13 shows the DC transfer curves of the opti-
mized reference circuit obtained from simulations and
experiments for the main reference output. Again, the
input-output characteristic curve is still extremely ﬂat
over a wide range of input from about 6 to 12 V. How-
ever simulations show that the ﬂatness of the DC trans-
fer curve continues up to input voltages as high as 20
V (Fig. 7) and even higher, we couldn’t apply input
voltages above 12 V (in some cases 14 V) since the
transistors were burned out.
Table 3. Simulated and measured speciﬁcations of the multi-output
voltage reference circuit.
Speciﬁcation Simulated Measured
Input voltage range 5–20 V 6–14 V∗
Static supply 1.53 mV/V 1.33 mV/V
dependency (DC)
Dynamic supply −52.8d B −48 dB
dependency (Ripple reject.)
Current consumption 23 uA 25 uA
(voltage ref. & startup circuit) @20 V input
∗Limited by breakdown.
Table 4. Performance comparison of this optimized multi-output
voltage reference circuit with three other precise voltage reference
circuits reported in the literature.
Line regulation
Input
Case PDiss range Static Dynamic
[9] 8.6 uA 1.3–3 V 53 mV/V –
[10] 7 uA 1.3–3.5 V 45 mV/V 34 dB
@3.5V
[11] 89 uA 3.3–7 V 6.2 mV/V 43.2 dB
@5V @1 kHz
This 25 uA 6–14 V 1.33 mV/V 48–57.4 dB
work @ f ≤ 1M H z
∗Limited by breakdown.Extremely-Wide-Range Supply-Independent CMOS Voltage References 259
Fig. 12. Photo of the proposed voltage reference circuit along with its startup circuit.
Fig. 13. DC transfer curves for the circuit, resulted from simulation and measurement.
Measurements show that the ripple rejection ratio of
the circuit has fallen from −52.8 dB in simulations to
−48 dB.
Table 3 summarizes the speciﬁcation of the voltage
reference circuit obtained from both simulations and
measurements. Table 4 compares the optimized volt-
age reference circuit with three other precise voltage
reference circuits.
6. Conclusion
A voltage reference circuit has been designed in stan-
dardCMOSprocessthatexhibitsexcellentsupplyinde-
pendency.Thissupplyindependencyiswellobservedin
thestaticoperationofthecircuitoveranextremelywide
input range, and also in its dynamic behavior for high
frequency ripples on the input voltage. The circuit, fab-
ricated using MOSIS 1.6 μm standard CMOS process,
shows957uV/Vstaticsupplydependency,60dBripple
rejection,andconsumes15.8to36.9uAwhentheinput
voltage varies from 2.6 to 12 V. This 12-V maximum
inputisjustthebreakdownlimitationthatdidn’tlet
the measurements go farther, but based on the close
agreementsobservedbetweensimulationandexper-
imentalresults,thecircuitisexpectedtocontinueits
highly supply independent operation for up to 20-V
input.
Based on the proposed idea, a multi-output voltage
reference and a CMOS DC level shifter are also de-
signed.
Appendix
From the circuit we have:
VGS1 = VTN + (2I1/β1)1/2 (A.1)
VGS2 = VTN + [2IR/β2(1 + λNVDS2)]1/2 (A.2)
I1 = IR · [1 + λPVSD3] (A.3)
IR = VGS1/R (A.4)
Considering (3), and also approximating δVDS2/
δVDD to 1 for more simpliﬁcation, we will have:
(δVGS1/δVDD) · [
 
2bβ1/IR − b/(RIR)] = λP (A.5)
 
2a3β2RVGS1(δVGS2/δVDD)
= [a · (δVGS1/δVDD) − λNVGS1] (A.6)
where a = 1 + λNVDS2 and b = 1 + λPVSD3 = 1 +
λP(VDD − VREF).260 Sodagar and Najaﬁ
Now,inordertohaveasupply-independentreference
voltage, Eq. (4) helps us to rewrite (A6) as:
(δVGS1/δVDD)(a +
 
2a3β2RVGS1)=λNVGS1 (A.7)
and using (A4), (A7) can be rewritten as:
(δVGS1/δVDD) · (a/RIR +
 
2a3β2/IR) = λN (A.8)
Dividing (A8) by (A5) and rearranging the resulted
equation leads to:
a/RIR + (λN/λP)b/RIR
= (λN/λP)(2bβ1/IR)1/2 − (2a3β2/IR)1/2
and
a + (λN/λP)b = R(2IR)1/2[(λN/λP)(bβ1)1/2
−(a3β2)1/2]
and eventually:
(R
 
2IR)(λN
 
b · β1 − λP
 
a3β2) = bλN + aλP
(A.10)
In order to introduce (A.10) as a design equation, a and
b should be deﬁned in term of known quantities. So,
a = 1 + λNVDS2
= 1 + λN(VDD − VSG4 − VGS1)
= 1 + λN(VDD − VREF) + λN(VGS2 − VSG4)
∼ = 1 + λN(VDD − VREF) (A11a)
b = 1 + λPVSD3 = 1 + λP(VDD − VREF) (A11b)
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